MESI protocol

processor Modified, Exclusive, Shared, Invalid.

A cache coherency protocol where each cache line is

marked with one of the four states.

The MESI protocol is used by the Pentium processor.

(1995-05-05)